

PATENT NUMBER

O.I.P.E.

PATENT DATE

SCANNED

Q.A

APPLICANTS

TITLE

Placement and routing method for clock distribution circuit, clock distribution circuit manufacturing method, semiconductor device manufacturing method, clock distribution circuit and semiconductor device

PTO-204
12/99

ORIGINAL

CROSS REFERENCE(S)

CLASS

SUBCLASS

CLASS

SUBCLASS (ONE SUBCLASS PER BLOCK)

INTERNATIONAL CLASSIFICATION

☐ Continued on Issue Slip Inside File Jacket

☐ **TERMINAL
DISCLAIMER**

☐ The term of this patent subsequent to _____ (date) has been disclaimed.

☐ The term of this patent shall not extend beyond the expiration date of U.S. Patent No. _____

☐ The terminal 12 months of this patent have been disclaimed.

DRAWINGS

Sheets Drwg.

Figs. Drwg.

Print Fig

(Assistant Examiner)

(Date)

(Primary Examiner)

(Dante)

(Legal Instruments Examiner)

(Date)

CLAIMS ALLOWED

Total Claims

Print Claim for O.G.

NOTICE OF ALLOWANCE MAILED

ISSUE FEE

Amount Due

Date Paid

ISSUE BATCH NUMBER

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM

(Attached in pocket on right inside flap)

(FACE)